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NOMENCLATURE
LSB  Least significant bit
FPGA Field programmable gate array
TCP-IP Transmission control protocol-internet protocol
HCF-COM Histogram characteristic function-centre of mass
DCT Discrete cosine transform
DFT Discrete fourier transform
FSM Finite state machine
MSE Mean square error 
PSNR Peak signal to noise ratio
JPEG Joint photographic experts group
1. INTRODUCTION
Steganography, derived from the Greek words stegos, 
meaning roof or covered and graphia which means writing, is 
the art and the science of hiding the fact that communication 
is taking place. The first known application of steganography 
is as ancient as Greek antiquity. Messages were tattooed on 
slaves’ heads and then their hair were allowed to grow until 
the message would get covered. In more recent turn of events, 
US government has made a claim that attackers of 9/11 used 
steganographic algorithms to communicate via websites and 
other digital media using internet1-3.
Steganography has found wide range of applications 
in data security. Numerous defence organisations have been 
using one or the other form of steganographic techniques for 
covert communications. Similar applications may be found in 
intelligence community. Use of steganography as a tool for 
copyright protection has been practiced as well. Steganography 
is also used in medical field, where patients’ data is embedded 
within scanned picture result itself. In this way, confidentiality 
of the data can be ensured while achieving reduction in 
transmission time4.
Steganography remains a promising domain in the 
field of data security. It has been proved to be as effective as 
cryptography and watermarking. 
1.1  Classification of Steganography based on Cover 
Media
Any type of digital media including audio, video and 
image files can be used as a cover file for hiding a secret 
message. Recent studies also explore possibilities about 
utilising frames of protocols like TCP-IP as cover media5. 
However, digital images are the most widely used medium 
for steganography. Wide spread usage, lesser storage  size and 
extensive research work done in the field of image processing 
makes  digital images the most attractive option for cover in 
steganography.
Image steganography techniques are largely based on 
either spatial domain modifications or frequency domain 
modifications.
1.1.1 Spatial Domain Steganography
In spatial domain steganography, image is represented 
as bit planes. Generally, the bit plane’s least significant bits 
are devoid of any significant information. Alteration in those 
planes does not affect image information considerably. Thus 
secret message is embedded in LSB planes. Major advantages 
of spatial domain methods includes high embedding capacity, 
high level of imperceptibility and lower computation 
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complexity6, which makes these techniques more attractive for 
any hardware implementation.
However, they are vulnerable to statistical methods based 
steganalysis attacks.
1.1.2 Frequency Domain Steganography
In frequency domain steganography, cover image is 
transferred in frequency domains using transformations like 
DCT, DFT. The data is hidden inside the coefficients obtained 
by such operations.  These methods demonstrate robustness 
against statistical methods based steganalysis attacks. On 
the other hand, they lack high embedding rate and involve 
operations of complex number multiplications repeating for 
multiple iterations which are computationally expensive6.
2. MOTIVATION AND RELATED WORK 
Spatial domain steganography techniques, like LSB 
substitution, offer better embedding capacity. The improvement 
in embedding capacity is achieved using operations which 
are computationally simpler than those used by frequency 
domain techniques. However, weakness of such techniques 
against statistical attacks like chi-square test has motivated 
development of LSB matching technique7,8. When value 
of cover image pixel LSB and message bit does not match, 
cover pixel value may be increased or decreased randomly in 
LSB matching. Thus probability of change for a pixel value is 
considered as 0.5. Steganalysis methods such as HCF-COM 
performs very well against LSB matching9.
A revised version of LSB matching reduces the same to 
0.37,10 resulting in better correlation between cover and stego 
image. Sarreshtedari11, et al. has proposed a newer algorithm 
which reduces the probability of change to 1/3. One third 
probability algorithm shows better resistance against HCF-
COM attack while performing better than LSB matching and 
revised LSB matching11.
In the field of steganography, hardware implementation 
using FPGA is not very frequent. There are a few examples of 
hardware implementation based on LSB replacement method 
and older spatial domain techniques. Mohd.12, et al. and 
Farouk13, et al. has implemented traditional LSB substitution 
algorithm. Laces14, et al. have also made the similar effort. 
Major weakness of such algorithm against statistical attacks 
is obvious. Shahadi15, et al. have implemented audio 
steganography algorithm. But, hardware implementation of 
a recent LSB based image steganography algorithm, which 
is resistant against modern steganalysis attacks, has not been 
accomplished yet. It is noteworthy that LSB based algorithms 
comes with lower computational complexity making them 
more suitable for hardware implementation.
Motivation for this work also lies in the fact that most 
of the operations explained in one third probability algorithm 
are not optimised or well supported in context of hardware 
implementation. Purpose of presented work is to modify the 
algorithm for hardware implementation and then implement 
the modified algorithm on FPGA. A FSM containing details 
of hardware implementation has been designed.  Performance 
evaluation of modified algorithm has also been carried out 
using various quantitative and qualitative parameters. 
3. MODIFIED ONE THIRD PROBABILITY 
ALGORITHM AND SYSTEM DESIGN
Elements and methods from Sarreshtedari11, et al. are 
mentioned in following sub-section along with proposed 
modifications.
3.1 Basic Definitions
Minor Change: A minor change in any value x is an 
addition or a subtraction by one, such that ⌊x/2⌋ remains 
unchanged. Mathematically, it can be defined as11: 
( ) *4 1
2
xMinor x floor x = + −  
                                   (1)
However, optimised version of the operation in terms of 
hardware design can be obtained by considering given grey 
pixel value. If a grey pixel value is an even number, then minor 
function increments it by one and decrements it by one if 
number is odd. 
Major Change: A major change in any x is an addition or 
a subtraction by one, such that ⌊x/2⌋ changes. It can be defined 
mathematically as11: 
1( ) *4 1
2
xMajor x floor x+ = + −  
                              (2)
Similar to the minor change function, the major change 
function can also be optimised.  If a grey pixel value is an 
even number, then minor function decrements it by one and 
increments the same by one if number is odd. 
LSB Function: LSB function for any two grey pixel values 
can be defined as follows11:
1
1( , ) 2
i
i i i
x
f x x LSB x floor ++
  = +                                  
(3) 
                       
However, LSB function can also be modified as:
1
1
(1 place arithmetically 
( , )
right shifted value of )
i
i i
i
x
f x x LSB
x+ +
+ =  
              
(4)
It is noteworthy that an arithmetic (unsigned) right shift 
by 1 place produces the same result as division by 2 and the 
floor function combined in Eqn. (3).
To determine operation on specific cover pixel group, 
result vector is defined as:
[ ]
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i i i i i
i i i
i i i
if x x f x x f x
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r r r r xor
x+ + + +
+ +
+ +
 
= =    
(5)
Optimisation of all three functions, which are performed 
repeatably for each cover pixel group, ensures reduced 
hardware utilisation by eliminating computationally complex 
operations like floor function, division, multiplication as well 
as excess number of additions and subtractions.
Use of floor function and division operation may 
necessitate final resultant value or intermediate variable to be a 
floating point number, which will require separate class support 
for required precision values. It may lead to 64 bit registers 
for each pixel floating point value instead of 8 bit unsigned 
integer value. Additionally, limited or none synthesis support 
is available for floating point type. Major and minor functions 
PATHAK & BANSAL : A FPGA BASED STEGANOGRAPHIC SySTEM IMPLEMENTING A MODERN STEGANALySIS RESISTANT LSB
553
can simply be implemented using a multiplexer according 
to directive prescribed in this work. Multiplexers are readily 
available as an atomic unit in most FPGAs. 
3.2 Embedding Steps
Step 1 Initialisation
According to the algorithm given by Sarreshtedari11, et al., 
the cover image x is copied into the stego image y. Pixels having 
extreme values of N − 1 and 0 are decreased and increased by 
one, correspondingly. The N × N matrix C, where N − 1 is the 
upper bound for permissible pixel values, is defined and all of 
the entries of C are set to zero.
However, synthesis of two dimensional array consisting 
signed integers has not been supported by majority of 
synthesis tools which generates RTL level net list. In this 
work, two dimensional array has been substituted by two 
single dimensional arrays. Control signals for each array 
determines to register changes in given pixel values to either 
lower triangle array or upper triangle array as shown in Fig.1. 
Each, lower triangular array lt and upper triangular array ut 
both have (N*N) no. of elements. All of these elements are also 
initialised with zero value.
Step 2 First Scan
The cover image is divided into groups of three pixels (xi, 
xi + 1, xi + 2) in each group, which are called embedding units. 
(xi, xi + 1, xi + 2) and (yi, yi + 1, yi + 2) have similar values in the 
beginning. 
Three secret bits (mi, mi + 1, mi + 2) are fetched from the 
secret message corresponding to each embedding unit. (yi, 
yi + 1, yi + 2) would contain values for corresponding pixels in the 
stego image after  embedding operation. 
The result for matching vector is calculated as given in 
Eqn. (5). This calculation is repeated until result vectors are 
derived for all embedding units. Transformations in embedding 
units are performed according to the Table 2.
If there is a change in C(x,y) or C(y,x) element according 
to the mandatory phase calculations as described in original 
one third probability algorithm, corresponding change in lower 
or upper triangle matrix from modified algorithm would occur 
as follows:
(a) For an entry in C matrix C(a,b), if a>b, then corresponding 
change would happen in lower triangular matrix.
(b) For an entry in C matrix C(a,b), if a<b, then corresponding 
change would happen in upper triangular matrix.
(c) For an entry in C matrix C(a,b), if a=b, then corresponding 
change happens in diagonal elements of C matrix. It 
would correspond to no change case when r=[0, 0, 0]. So 
no action is needed.
Step 3 Mandatory Phase
For each embedding unit in cover image, cover image 
pixel values and corresponding message bits are fetched. The 
pixel values are transformed according to the following 8 cases 
as per mentioned in Table 1.
However modifications in change matrix C in original 
algorithm has been given as:
( ) ( ), , 1a a a aC y x C y x= +                                               (6)
( ) ( ), , 1a a a aC x y C x y= −                                               (7)where a equals to i, i+1, i+2 is according to r vector as 
mentioned in Table 1.
For example if r= [1, 0, 0] then value of a=i. Thus changes 
would occur in C(yi, xi) and C(xi, yi) as explained by Eqns. (6) 
and (7).
However changes in lower and upper triangular arrays 
follows relation between resultant stego pixel y and cover pixel x.
If y>x then,
( ) ( )* 1*a a a alt y x lt y x= +                                               (8)
( ) ( )* * 1a a a aut x y ut x y= −                                               (9)
Similarly, for x>y,
( ) ( )* 1*a a a alt y x lt y x= −                                            (10)  
( ) ( )* * 1a a a aut x y ut x y= −                                            (11)   
where a follows similar notation as per Eqns. (8) and (9).
It is worth mentioning that no changes occur in either 
original change matrix C or derived lower and upper triangular 
arrays lt or ut when r = [0,0,0] or r = [1,1,1] during this 
phase.
r vector Resultant stego pixel after change
[1, 0, 0] ( )i iy Minor x=
[0, 1, 0] ( )1 1i iy Minor x+ +=
[1, 1, 0] ( )1 1i iy Major x+ +=
[0, 0, 1] ( )2 2i iy Minor x+ +=
[1, 0, 1] ( )i iy Major x=
[0, 1,1] ( )2 2i iy Major x+ +=
[0, 0,0] No Change
[1,1,1] Save to the random list
Table 1. Operations in mandatory phase of embedding including 
resultant stego pixels
Slice logic utilisation Used Available Utilisation (%)
Number of slice registers 214 54,576 1
Number of slice LUTs 322 27,288 1
Number of slice LUT used as 
memory
0 6,408 0
Number of occupied slices 160 6,822 2
Number of bonded IOBs 171 296 57
Number of RAMB16BWERs 112 116 96
Number of DSP48A1s 9 58 15
Average fan-out of non-clock 
nets
5.52
Number of LUT flip flop 
pairs used
392
Table 2. Hardware utilisation in Xilinx Spartan 6 series 
XC6SLX45T FPGA
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Step 4 Random Phase
In random phase, we just consider the case when result 
vector r is [1,1,1]. Three different sets of changes can be 
performed at this stage (i.e. one pixel undergoes major 
change, one pixel undergoes minor change and the third one 
remains unchanged.). We calculate ‘score’ for each of these 
three change sets. The score is calculated by adding signs 
from corresponding entries of the lt and ut arrays according 
to two possible alterations in original algorithm. For example, 
if pixel values have depth of 2 bits (values 0,1,2,3) and entries 
of the change matrix are as below just after the first phase of 
embedding. (Note that for level 0 to 3, matrix row and column 
numberings are considered as 1 to 4):
0 4 0 0
4 0 1 0
0 2 0 1
0 0 1 0
C
 
 − =  −
 − 
                                                (12)
Corresponding entries in lower triangular and upper 
triangular arrays, excluding diagonal elements, will be
lt[1:15] = [0  C(2*1) C(3*1) c(4*1) 0 0 C(3*2) 
                0 C(4*2) 0 0 0 C(4*3) 0 0 0 ]
             = [0 -4 0 0 0 -2 0 0 0 0 0 -1 0 0 0]                  (13)
ut[1:15] = [0  C(1*2) C(1*3) c(1*4) 0 0 C(2*3) 
                 0 C(2*4) 0 0 0 C(3*4) 0 0 0 ]
              = [0 4 0 0 0 2 0 0 0 0 0 1 0 0 0]                     (14)
For embedding unit x= [1, 1, 2] and m= [0, 1, 1]
r = [0, 1, 1] x or LSB ([(1 + LSB (⌊1/2⌋)), (1 + LSB 
(⌊2/2⌋)), (2 + LSB ⌊1/2⌋)]) = [1, 1, 1]
1. Major(x1):1 to 2, Minor(x2):1 to 0 ⇒ Score(1) = 
sign(ut(2*3)) + sign(lt(2*1)) = 0
2. Major(x2):1 to 2, Minor (x3)) :2 to 3 ⇒ Score(2) = 
sign(ut(2*3)) + sign(ut(3*4)) = 2
3. Major(x3):2 to 1, Minor (x1):1 to 0 ⇒ Score(3) = 
sign(lt(3*4)) + sign(lt(2*1)) = −2
Thus the best decision is second case.
As grey level ‘1’ and ‘2’ are facing changes here, entry 
(3,2) and (4,3) are incremented and entry (2,3) and (3,4) are 
decremented by one in C matrix.
0 4 0 0
4 0 1 0
0 1 0 0
0 0 0 0
C
 
 − =  −
 
 
                                                  (15)
Corresponding changes in lt and ut arrays would be:
lt =  [0 -4 0 0 0 -1 0 0 0 0 0 0 0 0 0]                            (16) 
ut = [0 4 0 0 0 1 0 0 0 0 0 0 0 0 0]                               (17) 
Thus all the pixel sets, which had been stored in random 
change list, undergo above-mentioned changes and generation 
of stego image is finally accomplished.
3.3 Extraction Algorithm
The extraction process is similar to the original algorithm 
but modified form of LSB function would be utilised. The 
stego image is divided into embedded units, each consisting 
of three pixels (yi, yi + 1, yi + 2).Three message bits are extracted 
from each embedded unit following the equation of LSB 
function. The process is continued until all embedded bits have 
not undergone extraction procedure.
( ) 1, 1 2
i
i i ii
y
f y y LSB y flm oor ++
  = +    
=
                  
(18)
( ) 21, 2 11 2
i
ii i i
y
f y y LSB y floorm ++ ++ +
  = +    
=
          
(19)
( )2, 22 2i
i
i i i
y
f y y LSB y floorm + + +
 = = +                  
(20)
4. METHODOLOGY AND IMPLEMENTATION
4.1 System Architecture
Figure 1 shows top level system architecture of proposed 
steganographic system. The block RAMs contains cover image 
x and secret message m. A monochrome image with only two 
levels, black and white (binary 0 and 1 respectively) has been 
chosen as secret message.  Due to the constraints on target 
FPGA resources, image size is set at 128*128 pixels of and 
secret message has also been chosen to be of 128*128 bits. 
Each cover pixel contains 256 grey levels and has storage 
size of 8 bits. In this way, secret message (128*128 bits) is 
comprised of 1/8th portion of original cover image (128*128*8 
bits). Thus, secret message embedding in the cover image has 
been done at its full capacity of 1 bit per pixel.
To perform the function of lower and upper triangular 
arrays, which assists in all over histogram compensating 
characteristics of one third probability algorithm, two Block 
RAMs containing 256*256 no. of signed numbers have been 
allocated. They are initialised as all zeroes values for each 
element.
Resultant stego image y has also the size of 128*128 pixel 
having 8 bits depth per pixel. It has also been assigned a block 
RAM and is initialised with all zeroes.
Figure 1. Top level block diagram of steganographic system 
based on modified algorithm.
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4.2 Finite State Machine for Final Hardware 
Design
The Finite State Machine, which is responsible for 
implementing embedding process, is explained in this sub-
section. All transitions take place on the positive edge of clock. 
Functionality of the states is described in Fig. 2.
1. Reset: Entered at power on or when reset input is asserted. 
Address for all memories are initialised at 0.
2. State S2 to S6 are responsible for executing mandatory 
phase. They perform transformations in stego pixel 
values and changes in lt and ut matrices. Once all units 
have undergone mandatory phase, then only FSM enters 
random phase.
3. State S7 to S14 are responsible for random phase. Reading 
entries from ut and lt matrices, calculating score, decision 
of best random change has been carried out in these states. 
Following the completion of random phase embedding in 
all units, the FSM enters S15, which suggests completion 
of embedding phase execution.
( )21
* mn mnm n
MSE x y
m n
= −∑∑                                    (21)
m number of rows in cover image
n number of columns in cover image
xmn pixel value from cover image
ymn pixel value from stego image
Higher value of MSE indicates greater dissimilarity 
between cover image and stego images.
Peak Signal to Noise Ratio (PSNR) 
PSNR indicates subjective quality of the stego image in 
comparison with the cover image. It is measured in decibels. 
The higher value of PSNR points to better quality of stego 
image. PSNR is computed using the following Eqn (22).
2
10
25510*logPSNR
MSE
=                                                (22)
where 255 is maximum grey level in an 8 bit pixel. 
Correlation Coefficient
It reflects statistical similarity between resultant stego 
and cover image. It should be 1 ideally. It is calculated by 
given formulae.
( )( )
( )( ) ( )( )2 2*
mn mnm n
mn mnm n m n
x x y y
r
x x y y
− −
=
− −
∑ ∑
∑ ∑ ∑ ∑
      (23)
Here, x and y are cover and stego images, respectively 
with m rows and n columns. x and y  are arithmetic means 
for both images.
Entropy of Image
Image entropy is a quantity which is used to describe 
the `busyness’ of an image, i.e. the minimum amount of 
information which must be coded by any image processing 
algorithm. Ideally entropy for both cover and stego image 
should be equal and does not change significantly. 
2logi iie p p= − ∑   bits per pixel                        (24)
Alternatively, image entropy suggests minimum number 
of bits that are required to encode given image information in a 
pixel of given image. Unit for image entropy is bits/pixel. 
5. RESULTS AND DISCUSSION
Qualitative and quantitative parameters are obtained 
from implementation. Qualitative parameters include image 
appearance and its histograms. Quantitative parameters 
include mean square error, PSNR, cross correlation, entropy 
comparison between cover and stego image. Comparative 
analysis also covers original one third probability and other 
state of art LSB algorithm’s performance characteristics 
for standard test images. To ensure real world operability, 
algorithm has also been applied on an image from internet 
(image ‘girl’) and another image from digital camera (image 
‘beach’).
Figure 2. Finite State Machine designed for embedding operation.
4.3 Methods and Tools used for Implementation
A HDL code for proposed design has been developed in 
Verilog HDL. Xilinx ISE tools have been used for synthesis, 
placement and routing operations. Final Target for the design 
is SP605 board, which includes Xilinx Spartan 6 Family 
FPGA. 
Resultant stego image produced by FPGA has been 
converted to binary files. The files are imported into 
MATLAB for the quantitative analysis as well as image 
display and histogram calculations.  Quantitative analysis 
procedures have been carried out using various functions in 
MATLAB.
4.4 Definition of Various Basic Parameters 
Employed for Qualitative Analysis 
    Mean Squared Error (MSE)
It is computed by performing pixel by pixel squared 
differences of the cover and stego images. The computation 
can be expressed as follows: 
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Figure 3.  Various cover images and their resultant in order of 
top to bottom: (a) Lenna, (b) Peppers, (c) Cameraman, 
(d) Girl, and (e) Beach.
(a)
(b)
(c)
(d)
(e)
5.1 RTL Diagram and Device Utilisation Summary:
Timing Summary
Speed Grade: -3
Minimum period: 9.526 ns (Maximum Frequency: • 
104.971 MHz)
Minimum input arrival time before clock: 4.614 ns• 
Maximum output required time after clock: 4.743 ns• 
5.2  Resultant Images and their Histograms
Subjective examination of cover image and stego images 
reveal that there is no visible image distortion in result images. 
Histograms of both images shows very slight deviation during 
embedding process, which makes detection of message hiding 
difficult using statistical methods like HCF-COM are as shown 
in Figs. 3-4.
Quantitative analysis shows that correlation between 
cover and stego image is almost equal to 1, which is near 
ideal.  Entropy of stego image does not deviate from cover 
image significantly. It suggests that minimum information 
required to be in cover image does not changes significantly 
by embedding algorithm. MSE and consequent PSNR levels 
are nearly equal or marginally better than result statistics of 
original one third probability algorithm and various other 
state of art LSB methods results stated in Sarreshtedari11, et 
al. Results decisively shows that proposed method performs 
at par with original one third probability and other LSB 
algorithms in Table 3.
However, images obtained by any LSB steganography 
method is susceptible to noise and transmission errors. A 
robust error checking and correcting mechanism is required 
while transmitting in noisy environment16. Lossy compression 
techniques like JPEG are prevalent for images, which alters LSB 
bit planes heavily while compressing the image. Significant 
amount of redundancy and various supporting techniques are 
required in addition with proposed method to bring down error 
rate in compressed stego image17.
6. CONCLUSIONS AND FUTURE SCOPE
The FPGA implementation of modified one third 
probability algorithm shows optimised implementation 
of a steganographic system. It is one of the few examples 
of system level implementation of a novel spatial domain 
image steganographic algorithm, which is resistant to 
many steganalysis attacks. Many operations and elements 
of original algorithm have been optimised or modified in 
this work. The proposed system has been implemented on 
Xilinx SP605 board (Spartan 6 series XC6SLX45T FPGA).
The qualitative and quantitative analysis of the results from 
the implemented system has been done. The performance 
of the system has been found to be at par with the original 
algorithm.
However, further hardware implementations for onion 
steganographic methods can be developed, which includes 
cryptography and other additional security layers. In the 
same implementation, power saving and performance 
enhancing techniques like pipelining and parallelism can be 
introduced.
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Image MSE PSNR(dB)
from original 
algorithm11
PSNR
(dB)
LSBM11
PSNR 
(dB)
LSBMR11
PSNR(dB) Correlation 
coefficient
Cover entropy
(bits/pixel)
Stego image 
entropy (bits/
pixel)
Lenna 0.3334 52.9024 51.1444 52.3887 52.935 0.9999 7.4451 7.4437
Peppers 0.3331 52.8968 51.1439 52.3919 52.9389 0.9999 6.9917 6.9914
Cameraman 0.347 52.9310 51.1357 52.3831 52.9188 1 7.0097 7.0161
Girl 0.3417 NA NA NA 52.7941 0.9999 7.3242 7.3377
Beach 0.3370 NA NA NA 52.8542 0.9999 7.1698 7.1753
Table 3.  Quantitative performance analysis of modified embedding algorithm
Figure 4.  Histograms of various cover image and their resultant stego images of in order of top to bottom: (a) Lenna, 
(b) Peppers, (c) Cameraman, (d) Girl, and (e) Beach.
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